Verilog 硬體語言 實作1

https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEiPNq8Zb-aDtBx0yAuBWbNCfD4k-zrEyokFPqtUV9hHFZlqLaiBiQsvA8KKAlzNH4_0iy-tDUKtu3wQY0jqakMnYKb3z8zlwO8h2GmF0_SsKQqpVcrtSnG3Cu_RzYhJSJNu5aeMT-anjEg/s1600-h/3.ex3-2.JPG


成果 ver1.1